Tests of a newly developed Analog Memory Unit (AMU) are described. The device contains 256 analog storage cells consisting of pass transistors, a storage capacitor and a differential read out buffer. By addressing the storage cells sequentially, the shape of the signal present at the input can be recorded in time. Fast response and good amplitude resolution were the design goals for the development. Measurements on individual devices will be presented and the status of hybridized subsystems containing eight AMUs discussed.
Introduction
In modern high energy experiments large numbers of rapidly changing analog signals must be recorded as a function of time and with high accuracy. This is needed in order to disentangle the partially overlapping signals from several elementary events arriving in any of the many detecting elements, e.g., sense wires in a proportional chamber. Two main approaches have been used to handle this problem on a large scale:
The most attractive solution, since it presents the shortest path to the desired result, is to digitize the signal amplitude in each channel at a high rate using flash ADCs and fast buffer memories. Large systems with 100 MHz sampling rate and six or seven bit accuracy have been realized, but any significant improvement in accuracy and/or sampling rate raises the cost of such systems to quite prohibitive levels.
The second approach that has received much support is based on the Charge Coupled Device (CCD). In this case the information is entered in analog form and at a high rate into the storage device and is subsequently retrieved more slowly for conversion into digital form. Achievable accuracies are generally higher than for flash ADCs 
VRef
The reference cell shown in the block diagram is a sampling cell identical to all other cells in the system except that it has separate signal and gate inputs and its own differential outputs. Its purpose is to serve as a mon-9-84 itor for any kind of drift which may be experienced by all 4'93OA cells. The output of the reference cell can thus be used to generate a compensation signal which can be fed back into the reference input of the device. No use of the reference cell has been made in test measurements so far and in many applications is not necessary at all.
Report on Tests and Measurements
The first set of measurements to be presented is the response of all the cells in one device to various DC levels at the input. Figure 3 shows the result obtained at a sampling rate of 150 MHz with input signals set to 0, 100, and then in 200 mV increments up to 1900 mV. Variations in cell response at a level of about five percent of full scale are apparent, most of which disappear when a cell by cell pedestal subtraction is made. Upon further analysis one notes a nonuniformity in gain among the cells at the 1.5 % level and a small positive curvature in the response characteristic. One must apply corrections for all these effects if a resolution of better than 10 bits is required. The RMS error for repeated samples at the same input level was 1/1000 of full scale, which should be considered only as an upper limit for the performance of the device itself since no systematic search for the origin of the observed noise has been undertaken.
The data were fitted cell by cell to three parameters: offset, gain and curvature. Only eight,-out of 11 curves were used in the fits which thus had 5 degrees of freedom. The residuals for the three parameter fit were 3 to 4 mV, worse than the expected levels of accuracy. However, we know from experience that it takes a long time to tune an analog system to its maximum performance, particularly in this case where many internal nodes of the device are inaccessible to probing, so that the information about system behaviour must be obtained by a combination of model calculations2 and indirect inferences. (The zero volt calibration curve is irregular because the negative step induced by gate cutoff drops the stored level below ground potential). The next set of measurements concerns the high frequency response of the analog memory. Fig. 5(a) shows a scan in 200 ps steps through the edge of a signal of 3 ns fall time. The edge shows up sharply and with no degradation of fall time. In fact, the sampled fall time (2 ns) is slightly shorter than the fall time of the signal, which is due to the sampling mechanism and can be explained with the help of Fig. 5b . The pass transistor turns off when the difference between gate and signal voltage crosses threshold. As shown schematically in Fig. 5b, due It is obvious from the results shown here that a waveform could be sampled effectively in much smaller steps than shown here. By interleaving measurements in 7 AMUs offset in time by I ns relative to each other, sampling at a 1 GHz rate could be achieved.
Hybrid Design
Large systems containing many thousand AMUs cannot easily be constructed from individually packaged devices because of the large number of external signals (approx. 40) needed for each unit. However many of these signals are common to groups of AMUs and others are daisy chained between devices so that it becomes advantageous to construct subunits of several AMUs which are internally connected. Fig. 7 shows the (commerically manufactured) prototype for a hybrid containing 8 AMUs, showing 108 external pins. Only about 40 of these pins need to be externally connected, the rest are brought out for diagnostic purposes. Later versions of the hybrid will incorporate logic circuitry in addition to the AMUs to further reduce the number of necessary external connections. Testing of the prototype hybrid has started and the calibration data presented earlier have been obtained for the group of AMUs mounted on the hybrid. The evaluation of the hybrid response to fast signals is continuing, with satisfactory results so far. It is expected that prototype waveform digitizers (containing two hybrids each) running at 200 MHz sampling rate and providing 8 signal channels with 512 samples each will be available for testing by the end of the year.
Conclusion
All tests of the AMU performed so far show performance in agreement with the design parameters as far as timing accuracy and amplitude response are concerned. The determination of the true inherent noise requires a more careful investigation. However, the present result indicates that the noise level is not more than 1/1000 of the full scale range.
